

①


Timers and Counters:

TMRO \rightarrow An 8-bit register

Functions of Times & Counter


Timer-0 module timer/Counter has the following features

- 8-bit Timer-Counter
- Readable and writable
- Internal and external clock select
- Edge select for external clock
- 8-bit software programmable prescaler
- Interrupt on overflow from 0xFF to 0x00



②

OPTION REG



TOCS: TMRO Clock Source Select bit

1 = Transition on RA4 / T0CKI pin

0 = Internal instruction cycle clock (CLKINT)

TOSE: TMRO Source Edge Select bit

1 = Increment on high-to-low transition on RA4 / T0CKI pin

0 = Increment on low-to-high transition on RA4 / T0CKI pin

PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

PS2:PS0 Prescaler Rate Select bits

<u>Bit Value</u>	<u>TMRO Rate</u>	<u>WDT Rate</u>
000	1:2	1:2
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

3

Timer mode is selected by clearing bit TOCS.

In timer mode TMRO will increment every instruction cycle (without prescaler). If prescaler is set to a value, for instance, 64 then TMRO will increment every 64 cycle.

Counter mode is selected by setting ^{6th} TOCS.

In this case Timer0 will increment either on every rising or falling edge on pin RA4/TOCK. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the OPTION REG.

Prescalers Prescaler is used to slow down the count operation

Ex3

bcf OPTION-REG, TOCS

↗ Timer clock source

↓ internal clock is selected for counting operation.
i.e, at every clock counter is incremented.

bset OPTION-REG, TOCS

↓ External clock on RA4/TOCK is selected for counting clock

④ Example 3

bcf OPTION-REG, TOCS; → internal clock is selected

bcf OPTION-REG, PSA; → Prescaler is assigned to Timer0 module

bsf OPTION-REG, PS0

bsf OPTION-REG, PS1

bsf OPTION-REG, PS2

PS2 PS1 PS0 = 111

↓
From table TMRO
Mode is 1:256

It means that at every 256 cycle Timer0 counter increments

For 4MHz oscillator
1 cycle is 250ns

After a full count 0 → 255 → 0
256 count

TOIF is set if Timer Interrupt is Enable

The time required for a full count for PS2 PS1 PS0 = 111

$$18 \quad 256 \times 256 \mu\text{sec}$$

$$= 65536 \mu\text{sec}$$

$$= 65.5 \text{ msec} \approx 0.065 \text{ sec}$$

⑤ Timer0 Interrupts

The TMRO interrupt is generated when the TMRO register overflows from FFh to 00h.

The overflow sets bit TOIF (INTCON<5>).

The interrupt can be masked by clearing bit TOIE (INTCON<5>). Bit TOIF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMRO interrupt cannot awaken the processor from SLEEP since the timer is shut-off during SLEEP.

Notes Writing to TMRO when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assigned.

- Timer starts counting when you write something to Timer0 register.